

# CS 315-02 RISC-V Assembly 1

Project 01 Interactive Grading

Project 01 Q & A

typedef

vint32\_t

```
typedef unsigned int vint32_t;
```

```
struct config_st {  
    int count;  
    bool header;  
    bool footer;  
};
```

```
struct config_st config;
```

```
typedef struct config_st config_t;
```

```
config_t config;
```

---


```
typedef struct {  
    int count;  
    bool header;  
    bool footer;  
} config_st;
```

```
config_st config;
```

---


```
typedef struct config_st *config_p;
```

```
int foo(config_p cp) {  
    cp->count = 2;  
}
```



separate compilation

```
gcc -o numconv numconv.c numhelpers.c
```



numhelpers.h  
prototypes

numconv.c

```
#include <stdio.h>
```

```
⋮
```

```
#include "numhelpers.h"
```


Makefile

```
NUMCONV_OBJS = numconv.o numhelpers.o
```


# RISC-V Assembly Language

Assembly  $\Rightarrow$  Human readable form  
Language of machine code  
Machine language


Compiling



Assembling



# Vocabulary



$a_0$   
 $a_1$   
 $a_2$  } registers  
processor variables

Registers : (on RISC-V 64 bit)


32 regs, each reg is 64 bits

Registers :  $x_0, x_1, x_2, \dots, x_{31}$

$a_0, a_1, a_2, \dots$  arguments

$t_0, t_1, t_2, \dots$  temporary value

# Machine Code Execution Model



myInt

my\_int

# Assembly Source Components

labels

instructions

directives

comments

## RISC-V Assembly Types of Instructions

3 categories

1) Data processing

add  
sub  
mul

2) Control      ret

3) Memory